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Abstract--Previous works have pointed out the limitations of
conventional inverters especially in high voltage and high power
applications. In recent years, multilevel inverters are becoming
increasingly popular for high power applications due to its
improved harmonic profile and increased power ratings. Works
on the aspect of topology, control techniques and applications of
multilevel inverters have been reported in literatures. However,
there are no concrete findings that actually discuss or evaluate the
performance of a three-phase multilevel inverter. This paper
presents some analysis on the performance of a 5-level cascaded
H-bridge multilevel inverter (CHMI) based on a multi-carrier
sinusoidal pulse width modulation (MSPWM) control technique.
Performance analysis are made based on the results of a
simulation study conducted on the operation of the CHMI using
MATLAB/Simulink. The performance parameters chosen in the
work include the waveform pattern, harmonic spectrum,
fundamental value,and total harmonic distortion (THD) of the
three-phase CHMI output voltage. From the results of the
simulation study and the analysis conducted, several distinct
features of the three-phase 5-level CHMI employing the MSPWM
control scheme, in particular the phase disposition (PD) type of
the carrier disposition (CD) method from the aspect of line
voltage have been identified.
Index Terms-Multilevel inverter, cascaded, three-phase, high
power applications
I. INTRODUCTION
witch-mode inverters are used in various power
electronics applications that request for control of both the
magnitude and frequency of an AC output. Practically,
inverters are used in both single-phase and three-phase AC
systems. A half-bridge inverter is the simplest topology, which
is used to produce a two-level square-wave output waveform.
A center-tapped voltage source supply is needed in such a
topology. On the other hand, the full-bridge topology is used
to synthesize both three-level and two-level output waveforms.
However, there are many limitations for these conventional
two-level and three-level inverters in handling high voltage
and high power conversion. For higher output voltage capacity
and reduction in harmonic distortion, these converters are
connected in series using transformers, which are the main
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contributor to problems such as bulkiness, high loss and high
cost to the overall AC system. Besides that, conventional
inverters have some disadvantages operating at high frequency
mainly due to switching losses and constraints of the device
ratings. There are also concerns on the complex structure due
to dynamic voltage balance circuit [1].
Hence, multilevel inverters are emerging as a new breed of
power converter option for high power applications, which can
create high voltage and reduce harmonics by its own circuit
topology [1]. Multilevel inverters are applied in many high to
medium power industrial applications such as AC power
supplies, static VAR compensators and drive systems. By
synthesizing the AC output terminal voltage from several
levels of DC voltages, staircase output waveform can be
produced. This allows for higher output voltage and
simultaneously lowers the switches' voltage stress. Multilevel
inverters have become an effective and practical solution for
reducing switching losses in high power applications [2].
Furthermore, as the number of voltage levels on the DC side
increase, the synthesized output adds more steps, producing an
output which approaches the sinusoidal wave with minimum
harmonic distortion. Thus the requirement of output filter is
reduced [3].
The results of a patent search show that multilevel inverter
circuits have been around for more than 25 years [4]. The
evolution of the multilevel inverters begins with the
introduction of the neutral point clamped inverter topology by
Nabae et. al. The resultant three-level output voltage
waveform of this topology has considerably better spectral
performance compared to that of the conventional inverter.
The spectral structure of the output waveforms was then
improved by Bhagwat and Stefanovic by using multiple levels.
In addition to improving the waveform quality, these
multilevel inverters substantially reduce voltage stress on the
devices. Such inverters are generically known as diode-
clamped multilevel inverters (DCMI). With this type of
multilevel inverter, the required voltage blocking capability of
the clamping diodes varies with the levels. An alternative to
the DCMI is the flying capacitor multilevel inverter proposed
by Meynard. Instead of clamping diodes, the voltage across an
open switch in this inverter topology is constrained by
clamping capacitors.
A much simpler multilevel inverter topology with less
power devices requirement compared to the previously
mentioned ones is known as the cascaded H-bridge multilevel
inverter (CHMI). The main drawback of this topology is the
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isolated DC power supply requirement for each of its stages
which on the other hand makes it attractive for use in
applications related to renewable or alternate energy sources
that can offer readily available DC output. Various literatures
in recent years have reported the utilization of the single-phase
and three-phase CHMI in both static and drive applications.
However, detail analysis on the performance of the three-phase
CHMI in particular has not been clearly revealed.
Thus this paper presents some of the features of a three-
phase CHMI that are identified in terms of various
performance parameters based on the results of a simulation
study. The following section briefly describes the three-phase
CHMI circuit configuration and the different types of multi-
carrier sinusoidal pulse width modulation (MSPWM)
techniques. Then, the results of the simulation study are
presented and analyzed before highlighting the main features
of the three-phase CHMI as the conclusion of the paper.
II. THREE-PHASE CHMI CIRCUIT CONFIGURATION
For a three-phase system, the output of three identical
structure of single-phase CHMI can be connected in either wye
or delta configuration. Fig. 1 illustrates the schematic diagram
of a wye-connected m-level CHMI with separate DC sources.
For a three-phase 5-level CHMI, two H-bridge cells with
eight switches are needed per phase. Thus a total of six H-
bridge cells involving 24 power switches are required for this
circuit configuration. This means that twelve pairs of gating
signals have to be generated to be fed to the switches. For each
H-bridge cell, the switchings are designed in such a way that
only one pair of switches operate at the carrier frequency while,
the other pair operates at the reference frequency, thus having
two high-frequency switches and two low-frequency switches.
V4 ~~~~~~vc
V.~~~~~~~~~~~~V
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Fig. 1. A general three-phase wye configuration CHMI
From Fig. 1, VAN is the voltage of phase A, which is the sum
of Val, Va2, . .. Va (S-1) and VaS. The same idea applies to phase
B and phase C. The line voltages are then expressed in terms
of two phase voltages. For example, the potential between
phase A and B is VAB, which can be computed from:
VAB = VAN -VBN (1)
where,
VAB is the line voltage
VAN is the voltage of phase A with respect to neutral point N
VBN is the voltage of phase B with respect to neutral point N
III. MULTI-CARRIER SINUSOIDAL PULSE WIDTH MODULATION
(MSPWM) TECHNIQUE
A. Basic principle
The principle of MSPWM is to use several triangular
carrier signals with only one modulation signal per phase. For
an m-level inverter, (m-1) triangular carriers of the same
frequency fc and amplitude Ac, are disposed so that the bands
they occupy are contiguous. The zero reference is placed in the
middle of the carrier set. The modulation signal is a sinusoidal
of frequency fm and amplitude Am. At every instant each carrier
signal is compared with the reference modulation signal. Each
comparison switches the device on if the reference signal is
greater than the triangular carrier assigned to that level.
Otherwise, the device switches off [1].
For a three-phase 5-level CHMI, four carrier waveforms
are needed and compared at every one time to a set of three
reference waveforms, each 1200 phase shifted apart [5]. Fig. 2
shows the MSPWM technique for a three-phase 5-level CHMI.
-Am 10
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Fig. 2. MSPWM technique for a 3-phase 5-level CHMI
There are three main parameters that need to be considered
in the MSPWM technique [5] which include the amplitude
modulation index, ma defined as,
m =- Ama N'A
C
(2)
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where,
N'- (m- 1) (3)
2
where,
m is the number of levels of the multilevel inverter (odd)
Am is the amplitude of the modulating signal
AX is the peak to peak value of the carrier (triangular) signal
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voltage fundamental frequency is fm = 50 Hz, while the
inverter load is a pure resistive load. Analysis and comparison
are done based on the results obtained from the line voltage of
the three-phase CHMI employing the MSPWM technique (PD
scheme), in terms of output voltage waveforms, output voltage
harmonic spectrums, fundamental voltage and Total Harmonic
Distortion (THD).
A. Effect ofodd and even mf on the line voltage waveforms
The frequency modulation index, mfis defined as,
m =: ff f
fm
Fig. 3 and Fig. 4 show the waveforms of the line voltage for
a three-phase 5-level CHMI, employing the PD scheme with
ma = 0.8 and mf= 39 and mf= 60 respectively.
(4)
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where,
fc is the frequency of the carrier signal
fm is the frequency of the modulating signal
The third parameter is the displacement angle between the
modulating signal and the first positive triangular carrier
signals. In this work, a zero displacement angle is applied.
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B. Category and disposition methods
In general, the MSPWM technique can be categorized into
Carrier Disposition (CD), Phase Shifted (PS) and hybrid (H)
methods [7]. With the CD method, the reference waveform is
sampled through a number of carrier waveforms displaced by
contiguous increments of the reference waveform amplitude
whereas for PS method, multiple carriers are phase shifted
accordingly. On the other hand, H method is a combination of
these two methods. In this work, the CD method will be
employed to obtain the gating signals for the CHMI switches.
With the CD method, three alternative carrier disposition
schemes are available, namely Phase Disposition (PD), Phase
Opposition Disposition (POD) and Alternative Phase
Opposition Disposition (APOD) [6].
All the carrier signals as shown in Fig. 2 are in phase for the
PD scheme. With the POD scheme, the carrier signals above
the zero reference value are in phase. The carrier waveforms
below the zero value are also in phase, but they are 1800 phase
shifted from those above zero. The APOD scheme on the other
hand, requires each of the carrier signals to be phase shifted
1800 alternately from its adjacent carrier [6]. Although in this
work all three alternative carrier disposition schemes were
applied to the three-phase CHMI, this paper emphasis more on
the results based on the PD scheme in comparison to other
schemes and the conventional three-phase bridge inverter
employing SPWM technique.
IV. RESULTS AND ANALYSIS
The three-phase 5-level MSMI is simulated using
MATLAB/Simulink. In the simulation study, it is assumed that
the DC voltage input to each module is E = 400V, the output
Fig. 3. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 39, ma= 0.8)
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Fig. 4. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 60, ma= 0.8)
From the figures, it can be noticed that the line voltage
waveforms for the PD scheme are not symmetrical regardless
of whether mf is odd or even. When there is an increase in mf
while ma remains constant, more switchings will appear in the
waveforms. This is in accordance to (2). Since the
fundamental frequency, fm is always constant, when mf
increases, fc also increases. As a result, there will be more
intersections or comparisons between the modulating and the
carrier signals.
B. Relationship between ma and number of levels in the line
voltage
Fig.5 to Fig. 8 show the line voltage waveforms for the
three-phase 5-level CHMI, employing the PD scheme, with mf
fixed at 39 and varying ma. Fig. 5 shows that the maximum
--- -I
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number of levels that can be synthesized by the line voltage is
9. Considering s as the number ofDC sources per phase where
s = 2 for the case of a 5-level CHMI, then in general, it can be
deduced that the maximum achievable number of levels in the
line voltage waveform is 4s + 1.
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Fig. 5. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 39, ma= 0-9)
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Fig. 6. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 39, ma= 0.6)
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Fig. 7. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 39, ma= 0.3)
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Table 1 summarizes the results obtained from the simulation
study. Compared to a single-phase 5-level CHMI with PD
scheme which can only achieve two different levels of 3 and 5
in its output voltage waveform, the three-phase CHMI can
achieve up to 9 levels. For higher levels three-phase CHMI,
the synthesized line voltage waveforms are expected to
become more similar to a sinusoidal with significant reduction
in harmonic distortion. In addition the ma for a three-phase
CHMI can be adjusted much lower compared to a single-phase
CHMI (ma < 0.6) before it starts to function as a conventional
3-level inverter.
Table 1. Number of levels achieved by a three-phase CHMI with PD
scheme (mf= 39)
Ma Number oflevels
>0.9
0.6 - 0.8
0.3 - 0.5
<0.3
9
7
5
3
C. Harmonics analysis on the line voltage
Fig. 9 and Fig. 10 show the harmonic spectrums of line
voltages of a 5-level three-phase CHMI employing the PD
scheme. It is noticed from these figures that only odd
harmonics occur for odd mf while for even mf both odd and
even harmonics are detected. This characteristic is found to be
similar to that of a single-phase CHMI. The harmonic
spectrums of Fig. 9 and Fig. 10 do not indicate any highly
significant harmonic due to the common mode cancellation
between the inverter phase legs [8]. Instead, only the
occurrence of the first significant harmonic is found to be the
same as that of a single-phase 5-level CHMI (29 for mf = 39,
and 50 for mf= 60). On the other hand, with mf fixed to 39, as
ma is increased, the magnitude of the harmonics are found to
decrease with the highest at only 5.1% of the fundamental
component.
FundOmental (60J Hz) =1108.9
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Fig. 9. Line voltage harmonic spectrum for a three-phase CHMI with
PD scheme (mf= 39, ma= 0.8)
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Fig. 8. Line voltage waveform for a three-phase CHMI with PD
scheme (mf= 39, ma= 0.2)
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Fig. 10. Line voltage harmonic spectrum for a three-phase CHMI
with PD scheme (mf= 60, ma = 0.8)
Fig. 11 and Fig. 12 show the line voltage harmonic
spectrums for a three-phase 5-level CHMI employing the PD
scheme with odd and triplen mf (63) and odd mf (65)
respectively. The figures indicate similar harmonic pattern thus
implying that there is no identifiable benefit in maintaining and
odd and triplen mf as compared to only add mf. This is in
contrast to the conventional three-phase SPWM inverter where
by all the triplen harmonics are not present in the line voltage
ifmf is chosen to be odd and triplen [9].
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Fig. 11. Line voltage harmonic spectrum
with PD scheme (mf= 63,
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Fig. 12. Line voltage harmonic spectrum
with PD scheme (mf= 65,
D. Relationship between ma and invert
fundamental
Fig. 13 compares the output voltage
phase 5-level CHMI employing the
scheme, a single-phase 5-level CHIV
scheme and a three-phase SPWM inve
voltage input, the CHMI output volta,
phase and three-phase) is very much
conventional three-phase SPWM inv
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later attractive for high power applications. When ma exceeds
1 (over-modulation), the output voltage fundamental no longer
increases proportionally with ma.
Fig. 13. Comparison of the output voltage fundamental
E. Total harmonic distortion (THD) ofthe line voltage
Fig. 14 shows the line voltage THD for the three-phase
CHMI based on PD, APOD and POD carrier disposition
schemes. From the results, it is found that PD scheme achieves
the lowest line voltage THD compared to APOD and POD.
The reason for this is related to the characteristic of the PD
T-----------------T-------- scheme mentioned earlier that involves cancellation of carrier
l l l harmonic between phase legs in the line voltage as can be
, ,inferred from the harmonic spectrums of Fig. 9 and Fig. 10.
DO 60 70 80 Fig. 15 illustrates the phase voltage and line voltage THD
for a three-phase CHMI performance of the PD scheme three-phase 5-level CHMI with
ma= 0.8) different values of ma. It can be depicted from the figure that
the THD for the line voltage as well as phase voltage for the
CHMI is inversely proportional to ma. It is also shown as
---X----------------I--------- expected that at a particular ma value, the line voltage THD is
significantly much less than the phase voltage THD.
Fig. 16 compares the performance in THD when mf varies
for the PD scheme three-phase 5-level CHMI and the
conventional three-phase SPWM inverter. Comparison is
made for fundamental output voltage of 1108 V with ma fixed
56 660 76 80D at 0.8. In order to achieve the same fundamental output
voltage, the DC input applied is 400V and 1600V for the
CHMI and the conventional inverter respectively. From Fig.
for a three-phase CHMI 16, it can be concluded that for the line voltage of the CHMI,
ma =0.8) the THD performance is nearly independent of mf. This is
because when mf varies, the magnitude of the significant
er output voltage harmonics remains nearly the same, only the distance between
the occurrence of the first significant harmonic will change
fundamental of a three- according to the value of mf Thus, mf does not actually play
PD carrier disposition
an important role in the THD performance of the inverters.
41 with similar control Fig. 16 also proves that for the same fundamental output
voltage a three-phase CHMI achieves a much lower THD
rter. With the same DC
ge fundamental (single- compared to the conventional three-phase inverter.
higher compared to the
,erter which makes the
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Fig. 14. Line voltage THD for three different carrier disposition
schemes
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Fig. 15. THD performance for phase voltage and line voltage of a 5-
level CHMI with PD scheme when ma varies
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Fig. 16. THD performance at the same fundamental output voltage
when mf varies
V. CONCLUSIONS
From the simulation study conducted, several distinct
features of the three-phase 5-level CHMI with PD scheme
from the aspect of line voltage can be identified. The line
voltage is able to synthesize more levels compared to the
phase voltage, thus resembling a more desirable sinusoidal
waveform. Besides that, the line voltage yields better spectral
performance, hence reducing the need of an output filter. The
three-phase CHMI is also able to produce line voltages with
65 70
410
higher fundamental but much lower THD as compared to the
single-phase CHMI.
From the analysis, it can also be concluded that, in contrary
to the conventional three-phase SPWM inverter, there is no
particular benefit in the harmonic performance by applying an
odd and triplen mf to the 5-level CHMI. The PD scheme has
advantages in three-phase applications due to the cancellation
of the main carrier component between phase legs when the
line voltages are formed. At high modulation index, the PD
modulation strategy introduces the lowest line voltage THD.
As a conclusion, the results suggested that the three-phase
CHMI is most suitable to operate at a high ma not exceeding 1
and also a high mf High ma promises a higher fundamental
output voltage, more number of levels and also lower
significant harmonics. On the other hand, a higher mf ensures
that the distance between the fundamental component and the
first significant harmonic is greater, thus easing the filtering
process.
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